archive/dolphin
1
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2024-09-20 11:21:43 +02:00
Code Issues Projects Releases Packages Wiki Activity

JitArm64: Implement mtfsb1x

Browse source 
Part 4 of implementing the FPSCR system register instructions.
This commit is contained in:
JosJuice 2021-07-25 19:18:43 +02:00
parent 55a465c6e6
commit c9a4021537
3 changed files with 30 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
Source/Core/Core/PowerPC/JitArm64/Jit.h
View file

@ -120,6 +120,7 @@ public:
void mcrfs(UGeckoInstruction inst);
void mffsx(UGeckoInstruction inst);
void mtfsb0x(UGeckoInstruction inst);
void mtfsb1x(UGeckoInstruction inst);
// LoadStore
void lXX(UGeckoInstruction inst);

28
Source/Core/Core/PowerPC/JitArm64/JitArm64_SystemRegisters.cpp
View file

@ -788,3 +788,31 @@ void JitArm64::mtfsb0x(UGeckoInstruction inst)
if (inst.CRBD >= 29)
UpdateRoundingMode();
}
void JitArm64::mtfsb1x(UGeckoInstruction inst)
{
INSTRUCTION_START
JITDISABLE(bJITSystemRegistersOff);
FALLBACK_IF(inst.Rc);
u32 mask = 0x80000000 >> inst.CRBD;
ARM64Reg WA = gpr.GetReg();
LDR(IndexType::Unsigned, WA, PPC_REG, PPCSTATE_OFF(fpscr));
if (mask & FPSCR_ANY_X)
{
ARM64Reg WB = gpr.GetReg();
TST(WA, LogicalImm(mask, 32));
ORR(WB, WA, LogicalImm(1 << 31, 32));
CSEL(WA, WA, WB, CCFlags::CC_NEQ);
gpr.Unlock(WB);
}
ORR(WA, WA, LogicalImm(mask, 32));
STR(IndexType::Unsigned, WA, PPC_REG, PPCSTATE_OFF(fpscr));
gpr.Unlock(WA);
if (inst.CRBD >= 29)
UpdateRoundingMode();
}

2
Source/Core/Core/PowerPC/JitArm64/JitArm64_Tables.cpp
View file

@ -317,7 +317,7 @@ constexpr std::array<GekkoOPTemplate, 15> table63{{
{64, &JitArm64::mcrfs}, // mcrfs
{583, &JitArm64::mffsx}, // mffsx
{70, &JitArm64::mtfsb0x}, // mtfsb0x
{38, &JitArm64::FallBackToInterpreter}, // mtfsb1x
{38, &JitArm64::mtfsb1x}, // mtfsb1x
{134, &JitArm64::FallBackToInterpreter}, // mtfsfix
{711, &JitArm64::FallBackToInterpreter}, // mtfsfx
}};